

## Nexys 3 board tutorial

(Decoder, ISE 14.1)

Jim Duckworth, August 2012, WPI.


Note: you will need the Xilinx ISE Webpack installed on your computer (or you can use the department systems).

[Note you can also review Xilinx Tutorials, for example, under Design Resources: ISE Design Suite Tutorials, and ISE Design Suite Logic Edition - Quick Tour]


Start Xilinx ISE Design Suite,

Select **File => New Project** or click on **New Project**


and enter "decoder" for the project name (select an appropriate location):



Click **Next** and carefully select the family, device, package, etc to match the FPGA on the Nexys 3 board (also select ISim for the simulator):




Click **Next**, and then click **Finish**




Click on **New Source** (top left icon in the Design window), or menu option **Project => New Source**.


Select *Verilog Module*, and type "decoder" for name:



Click **Next**, and add *sw* and *led* port names, select direction, and bus size:




Click **Next**, and then **Finish**. A skeleton of your decoder Verilog source file is open for editing:




Add your name and a description to the header comments.

Add Verilog statements to describe the operation of the 3 to 8 decoder:



In the Processes window (middle-left window of ISE Project Navigator) – double-click on Synthesize to verify your design.

If successful you should see a green check mark next to the Synthesize operation:



Note: in the Console window note that 1 RAM is inferred.


Note: If any syntax errors are listed then fix these in your *decoder.v* source file.

We now need to assign FPGA pins to the switches and leds so they will be connected to the correct ports on the board. This is done by creating a UCF file (User Constraints File).

Expand the *User Constraints* process in the Processes window and double-click on the **I/O Pin Planning (Plan Ahead) - Post Synthesis**.

Plan Ahead will start and alert you to create a UCF file:






Select **Yes**

PlanAhead will now run, eventually a window will open (select the I/O ports tab and then expand the led and sw ports).


Select led[0] in the I/O ports window and drag to the package pin location U16:  
The Site box in the I/O Port Properties window should be updated (instead of dragging, you can also type the site location directly).



With reference to the Nexys3 Reference Manual complete the pin information for the rest of the led and sw ports.

Select **File => Save Design** and exit PlanAhead.

In the ISE Project Navigator Design - Hierarchy window expand the decoder and you should see the new decoder.ucf file is now added. To view the UCF file, select the *decoder.ucf* and then select **Edit Constraints** (Text) in the Processes window and the *decoder.ucf* file will open:

The image shows a screenshot of the ISE Text Editor window titled "ISE Text Editor (O.61xd) - [decoder.ucf]". The window has a menu bar with "File", "Edit", "View", "Window", "Layout", and "Help". Below the menu bar is a toolbar with icons for file operations. The main text area contains the following code:

```
1
2 # PlanAhead Generated physical constraints
3
4 NET "led[0]" LOC = U16;
5 NET "led[1]" LOC = V16;
6 NET "led[2]" LOC = U15;
7 NET "led[3]" LOC = V15;
8 NET "led[4]" LOC = M11;
9 NET "led[5]" LOC = N11;
10 NET "led[6]" LOC = R11;
11 NET "led[7]" LOC = T11;
12 NET "sw[0]" LOC = T10;
13 NET "sw[1]" LOC = T9;
14 NET "sw[2]" LOC = V9;
15
```

The status bar at the bottom of the window shows "Ln 1 Col 1 UCF".


Note: You can also just create and edit this UCF file using a text editor (like Notepad or wordpad).

We can now complete the Synthesis, Implementation, and Generate Programming File steps.

When we generate a programming file we need to specify the FPGA Startup Clock. This will be set to JTAG for when we load the FPGA through the USB connector using the Adept Programming Software. When we generate a PROM (FLASH) file then the startup clock should be set to CCLK.


To set the start-up clock, right-click on the *Generate Programming File* in the *Processes* window and then select *Process Properties*.

Select the *Startup Options* in the Category window and change to JTAG (for loading via USB):



Back in the design window select the decoder-Behavioral (decoder.vhd) and then double-click on the **Generate Programming File** process.

You should eventually see a "Generate Programming File" message in the console window and green check marks against Synthesis, Implementation, and Generate Programming File processes:





Select the *Design Summary Properties* tab in the emain window and you can view the FPGA device utilization and other results:

The screenshot shows the ISE Project Navigator interface. The 'Design Summary Properties' tab is selected in the bottom pane, indicated by a red arrow. The main window displays the 'decoder Project Status' and 'Device Utilization Summary'.

**decoder Project Status (08/27/2011 - 19:32:43)**

<b>Project File:</b>	decoder.xise	<b>Parser Errors:</b>	No Errors
<b>Module Name:</b>	decoder	<b>Implementation State:</b>	Programming File Generated
<b>Target Device:</b>	xc6slx16-2csg324	<b>Errors:</b>	No Errors
<b>Product Version:</b>	ISE 13.2	<b>Warnings:</b>	No Warnings
<b>Design Goal:</b>	Balanced	<b>Routing Results:</b>	All Signals Completely Routed
<b>Design Strategy:</b>	Vltra Default (unlocked)	<b>Timing Constraints:</b>	
<b>Environment:</b>	System Settings	<b>Final Timing Score:</b>	0 (Timing Report)

**Device Utilization Summary**

Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	0	18,224	0%	
Number of Slice LUTs	4	9,112	1%	
Number used as logic	4	9,112	1%	
Number using O6 output only	0			
Number using O5 output only	0			
Number using O5 and O6	4			
Number used as ROM	0			
Number used as Memory	0	2,176	0%	
Number of occupied Slices	3	2,278	1%	
Number of LUT Flip Flop pairs used	4			
Number with an unused Flip Flop	4	4	100%	
Number with an unused LUT	0	4	0%	
Number of fully used LUT-FF pairs	0	4	0%	
Number of slice register sites lost to control set restrictions	0	18,224	0%	
Number of bonded IOBs	11	232	4%	
Number of LO-Ced IOBs	11	11	100%	
Number of RAMB16B16s	0	32	0%	
Number of RAMB8B16s	0	64	0%	

The console window shows the following output:

```
Running bitgen...
Command Line: bitgen -inststyle ise -f decoder.ut decoder.nod
Process "Generate Programming File" completed successfully
Started : "Launching ISE Text Editor to edit decoder.vhd".
```

Some of this information and also from the corresponding *Design Overview* files will be required for your project reports.


You can now close the ISE Project Navigator.

## Loading the FPGA

The next step is to transfer the FPGA bit file through the USB cable using the Digilent Adept software (download from the Digilent website and install).

Connect your Nexys2/3 board to a USB connector on the PC.

Click on the Adept software and the Adept software should recognize the board and show the FPGA device:



(Select **Initialize Chain** if you do not see the FPGA device)

On the FPGA line select *Browse* and select the *decoder.bit* file from your project directory

Then select **Program**.

After programming the DONE led should light on your board and your design should start running!

You can also load a bit file into the SPI or BPI Flash devices (remember to change the startup clock to CCLK):

